 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| NTD110N02R Power MOSFET 110 Amps, 24 Volts N-Channel DPAK Features * * * * * Planar HD3e Process for Fast Switching Performance Low RDS(on) to Minimize Conduction Loss Low Ciss to Minimize Driver Loss Low Gate Charge Optimized for High Side Switching Requirements in High-Ef ficiency DC-DC Converters http://onsemi.com V(BR)DSS 24 V RDS(on) TYP 3.7 mW @ 4.5 V ID MAX 110 A N-Channel D MAXIMUM RATINGS (TJ = 25C unless otherwise noted) Rating Drain-to-Source Voltage Gate-to-Source Voltage - Continuous Thermal Resistance - Junction-to-Case Total Power Dissipation @ TA = 25C Drain Current - Continuous @ TA = 25C, Chip - Continuous @ TA = 25C, Limited by Package - Continuous @ TA = 25C, Limited by Wires - Single Pulse (tp = 10 ms) Thermal Resistance - Junction-to-Ambient (Note 1) - Total Power Dissipation @ TA = 25C - Drain Current - Continuous @ TA = 25C Thermal Resistance - Junction-to-Ambient (Note 2) - Total Power Dissipation @ TA = 25C - Drain Current - Continuous @ TA = 25C Operating and Storage Temperature Range Single Pulse Drain-to-Source Avalanche Energy - Starting TJ = 25C (VDD = 50 Vdc, VGS = 10 Vdc, IL = 15.5 Apk, L = 1.0 mH, RG = 25 W) Maximum Lead Temperature for Soldering Purposes, 1/8 from case for 10 seconds Symbol VDSS VGS RqJC PD ID ID ID ID RqJA PD ID RqJA PD ID TJ, Tstg EAS Value 24 20 1.35 92.5 110 110 32 110 52 2.4 17 100 1.25 12 - 55 to 150 120 Unit Vdc Vdc C/W W A A A A C/W W A C/W W A C mJ 12 3 CASE 369C DPAK (Surface Mount) STYLE 2 4 S G 4 1 2 3 CASE 369D DPAK (Straight Lead) STYLE 2 MARKING DIAGRAM & PIN ASSIGNMENTS 4 Drain YWW T 110N2 4 Drain YWW T 110N2 123 Gate Drain Source Package DPAK DPAK DPAK Straight Lead Shipping 75 Units/Rail 2500/Tape & Reel 75 Units/Rail Publication Order Number: NTD110N02R/D TL 260 C 2 1 3 Drain Gate Source 1. When surface mounted to an FR4 board using the minimum recommended pad size. 2. When surface mounted to an FR4 board using 0.5 sq. in. drain pad size. Y = Year WW = Work Week 110N02R = Device Code ORDERING INFORMATION Device NTD110N02R NTD110N02RT4 NTD110N02R-1 (c) Semiconductor Components Industries, LLC, 2003 1 May, 2003 - Rev. 2 NTD110N02R ELECTRICAL CHARACTERISTICS (TJ = 25C unless otherwise noted) Characteristic OFF CHARACTERISTICS Drain-to-Source Breakdown Voltage (Note 3) (VGS = 0 Vdc, ID = 250 mAdc) Positive Temperature Coefficient Zero Gate Voltage Drain Current (VDS = 20 Vdc, VGS = 0 Vdc) (VDS = 20 Vdc, VGS = 0 Vdc, TJ = 125C) Gate-Body Leakage Current (VGS = 20 Vdc, VDS = 0 Vdc) ON CHARACTERISTICS (Note 3) Gate Threshold Voltage (Note 3) (VDS = VGS, ID = 250 mAdc) Negative Threshold Temperature Coefficient Static Drain-to-Source On-Resistance (Note 3) (VGS = 10 Vdc, ID = 110 Adc) (VGS = 4.5 Vdc, ID = 55 Adc) (VGS = 10 Vdc, ID = 20 Adc) (VGS = 4.5 Vdc, ID = 20 Adc) Forward Transconductance (VDS = 10 Vdc, ID = 15 Adc) (Note 3) DYNAMIC CHARACTERISTICS Input Capacitance Output Capacitance Transfer Capacitance SWITCHING CHARACTERISTICS (Note 4) Turn-On Delay Time Rise Time Turn-Of f Delay Time Fall Time Gate Charge Ga e C a ge (VGS = 4.5 Vdc, ID = 40 Adc, 4 5 Vd Ad VDS = 10 Vdc) (Note 3) SOURCE-DRAIN DIODE CHARACTERISTICS Forward On-Voltage On Voltage (IS = 20 Adc, VGS = 0 Vdc) (Note 3) (IS = 55 Adc, VGS = 0 Vdc) (IS = 20 Adc, VGS = 0 Vdc, TJ = 125C) (IS = 30 Adc, VGS = 0 Vdc, Ad Vd dIS/dt = 100 A/ms) (Note 3) Reverse Recovery Stored Charge 3. Pulse Test: Pulse Width 300 ms, Duty Cycle 2%. 4. Switching characteristics are independent of operating junction temperatures. VSD 0.82 0.99 0.65 36.5 17.7 18.8 0.024 1.2 mC Vdc (VGS = 10 Vdc, VDD = 10 Vdc, ID = 40 Adc, RG = 3.0 W) td(on) tr td(off) tf QT Q1 Q2 11 39 27 21 23.6 5.1 11 22 80 40 40 28 nC ns (VDS = 20 Vdc, VGS = 0 Vdc, Vd Vd f = 1 0 MHz) 1.0 Ciss Coss Crss 2710 1105 227 3440 1670 640 pF VGS(th) 1.0 RDS(on) gFS 3.7 4.9 3.7 4.7 44 4.6 6.2 Mhos 1.5 5.0 2.0 Vdc mV/C mW V(BR)DSS 24 IDSS IGSS 1.5 10 100 nAdc 28 15 Vdc mV/C mAdc Symbol Min Typ Max Unit Reverse Recovery Time e e se eco e y e trr ta tb Qrr ns s http://onsemi.com 2 NTD110N02R 200 4.0 V 160 4.5 V 5.0 V 6.0 V 8.0 V 10 V ID, DRAIN CURRENT (AMPS) ID, DRAIN CURRENT (AMPS) 3.5 V 200 VDS 10 V 160 120 3.0 V 120 80 VGS = 2.5 V 40 0 0 2 4 6 8 10 VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS) 80 TJ = 125C TJ = 25C 40 0 0 0.8 TJ = -55C 1.6 2.4 3.2 4.0 VGS, GATE-T O-SOURCE VOLTAGE (VOLTS) Figure 1. On-Region Characteristics RDS(on), DRAIN-TO-SOURCE RESISTANCE () RDS(on), DRAIN-TO-SOURCE RESISTANCE () Figure 2. Transfer Characteristics 0.01 VGS = 10 V 0.008 TJ = 125C 0.006 TJ = 25C 0.004 TJ = -55C 0.002 0 40 80 120 160 200 ID, DRAIN CURRENT (AMPS) 0.01 VGS = 4.5 V 0.008 TJ = 125C 0.006 TJ = 25C 0.004 TJ = -55C 0.002 0 40 80 120 160 200 ID, DRAIN CURRENT (AMPS) Figure 3. On-Resistance versus Drain Current and Temperature RDS(on), DRAIN-TO-SOURCE RESISTANCE (NORMALIZED) 1.8 1.6 1.4 1.2 1.0 0.8 0.6 -50 10 -25 0 25 50 75 100 125 150 0 ID = 55 A VGS = 4.5 V IDSS, LEAKAGE (nA) 10,000 100,000 Figure 4. On-Resistance versus Drain Current and Temperature VGS = 0 V TJ = 150C TJ = 125C 1000 TJ = 100C 100 4.0 8.0 12 16 20 24 TJ, JUNCTION TEMPERATURE (C) VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS) Figure 5. On-Resistance Variation with Temperature Figure 6. Drain-to-Source Leakage Current versus Voltage http://onsemi.com 3 NTD110N02R VGS, GATE-T O-SOURCE VOLTAGE (VOLTS) 7000 6000 C, CAPACITANCE (pF) 5000 4000 3000 2000 Crss Ciss VDS = 0 V VGS = 0 V 10 8.0 VGS 6.0 QT Q1 Q2 ID = 40 A TJ = 25C 0 8 16 24 32 40 48 Ciss 4.0 Coss 1000 0 10 TJ = 25C 5 VGS 0 VDS 5 10 15 Crss 20 2.0 0 Qg, TOTAL GATE CHARGE (nC) GATE-T O-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS) Figure 7. Capacitance Variation Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge 60 IS, SOURCE CURRENT (AMPS) 1000 VDS = 10 V ID = 40 A VGS = 10 V t, TIME (ns) 50 40 30 20 10 0 VGS = 0 V TJ = 25C 100 tr td(off) tf 10 1 td(on) 10 RG, GATE RESISTANCE () 100 0 0.2 0.4 0.6 0.8 1.0 VSD, SOURCE-TO-DRAIN VOLTAGE (VOLTS) Figure 9. Resistive Switching Time Variation versus Gate Resistance 1000 ID, DRAIN CURRENT (AMPS) VGS = 20 V SINGLE PULSE TC = 25C 100 Figure 10. Diode Forward Voltage versus Current 1 ms 10 ms 10 RDS(on) Limit Thermal Limit Package Limit 0.1 1.0 10 dc 1.0 100 VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS) Figure 11. Maximum Rated Forward Biased Safe Operating Area http://onsemi.com 4 NTD110N02R 1.0 D = 0.5 r(t), EFFECTIVE TRANSIENT THERMAL RESISTANCE (NORMALIZED) 0.2 0.1 0.1 0.05 0.02 0.01 0.01 0.00001 Single Pulse 0.0001 0.001 0.01 t, TIME (s) 0.1 1.0 10 Figure 12. Thermal Response http://onsemi.com 5 NTD110N02R INFORMATION FOR USING THE DPAK SURFACE MOUNT PACKAGE RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection 6.20 0.244 interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process. 3.0 0.118 2.58 0.101 5.80 0.228 1.6 0.063 6.172 0.243 SCALE 3:1 mm inches http://onsemi.com 6 NTD110N02R PACKAGE DIMENSIONS DPAK CASE 369C-01 ISSUE O -TB V R 4 SEATING PLANE C E DIM A B C D E F G H J K L R S U V Z INCHES MIN MAX 0.235 0.245 0.250 0.265 0.086 0.094 0.027 0.035 0.018 0.023 0.037 0.045 0.180 BSC 0.034 0.040 0.018 0.023 0.102 0.114 0.090 BSC 0.180 0.215 0.025 0.040 0.020 --0.035 0.050 0.155 --MILLIMETERS MIN MAX 5.97 6.22 6.35 6.73 2.19 2.38 0.69 0.88 0.46 0.58 0.94 1.14 4.58 BSC 0.87 1.01 0.46 0.58 2.60 2.89 2.29 BSC 4.57 5.45 0.63 1.01 0.51 --0.89 1.27 3.93 --- A S 1 2 3 Z U K F L D G 2 PL J H 0.13 (0.005) M T STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN http://onsemi.com 7 NTD110N02R PACKAGE DIMENSIONS DPAK CASE 369D-01 ISSUE O B V R 4 C E NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. INCHES MIN MAX 0.235 0.245 0.250 0.265 0.086 0.094 0.027 0.035 0.018 0.023 0.037 0.045 0.090 BSC 0.034 0.040 0.018 0.023 0.350 0.380 0.180 0.215 0.025 0.040 0.035 0.050 0.155 --MILLIMETERS MIN MAX 5.97 6.35 6.35 6.73 2.19 2.38 0.69 0.88 0.46 0.58 0.94 1.14 2.29 BSC 0.87 1.01 0.46 0.58 8.89 9.65 4.45 5.45 0.63 1.01 0.89 1.27 3.93 --- Z A 3 S -TSEATING PLANE 1 2 K F D G 3 PL J H 0.13 (0.005) M DIM A B C D E F G H J K R S V Z T STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. PUBLICATION ORDERING INFORMATION Literature Fulfillment: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: ONlit@hibbertco.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada JAPAN: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850 ON Semiconductor Website: http://onsemi.com For additional information, please contact your local Sales Representative. http://onsemi.com 8 NTD110N02R/D |
Price & Availability of NTD110N02R
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |